Abstract-The uniformity of the spatial distribution of (fast) interface traps N,, in small MOS devices has been determined using charge pumping on MOSFET's with varying lengths and widths. The number of traps is found to be linearly proportional to both length and width as expected for a macroscopically uniform distribution. No evidence is found for an anomalous N,, distribution at the edges of the sourceldrain regions; however, the data suggest that there is a higher density of traps along the edges of LOCOS field oxides.
I. INTRODUCTION
AST-INTERFACE traps N,, are electrically active de-F fects which exist at Si-Si02 interfaces of metal-oxide-semiconductor (MOS) devices where they cause degradation in device performance. In an MOS field-effect transistor (MOSFET), large Nit densities can cause increased leakage currents, higher noise, and decreased MOSFET transconductance due to reduced free-carrier surface mobility.
In the past, much of the research on interface traps in MOS devices has been obtained using capacitance-voltage ( C -V ) measurements on relatively large (typically 1 100 pm) devices. Although small-scale spatial variations (surface potential fluctuations) have been studied extensively in large capacitors [ 11, N; , is generally assumed to be macroscopically uniform. This assumption becomes questionable when devices are small (0.1-10 pm) since the influence of device edges can become significant. Edge regions may have different N,, densities because, for example, various device fabrication steps may introduce laterally nonuniform damage. High densities of crystalline defects may be created near the source/drain regions during ion implantation, especially for relatively heavy ions such as arsenic [2] . It is well known that high densities of substrate defects exist at field oxide edges when using LOCOS (local oxidation of silicon [3] ) field isolation [4] - [6] , which could also cause higher interface trap densities in these regions. Dry (reactive-ion) etching of polycrystalline silicon (' 'polysilicon") gates in MOS structures may cause surface damage and/or contamination along the gate edges (similar to damage created by low-energy ion implantation) which may not be completely annealed during subsequent high-temperature processing [7] . Chin and Manuscript received June 5 , 1989; revised November 13, 1989. The The authors are with the Naval Research Laboratory, Code 6813, Wash-IEEE Log Number 8933688. review of this paper was arranged by Associate Editor R. R. Troutman. ington, DC 20375. Ma [SI and Zekeriya and Ma 191 have shown that the N I , density in irradiated aluminum-gate capacitors increases with width in the range 2-800 pm, but no dependence was observed before irradiation. This effect was ascribed to stress associated with the metal gate. Finally, the NI, density in actual MOS devices is normally reduced to manageable levels by a final high-temperature (400-450°C ) fabrication step which is typically performed in a partial hydrogen ambient for polysilicon-gate MOS devices. Since hydrogen diffusion rates are different in the polysilicon gate and the gate oxide, the edge regions will be exposed to different hydrogen concentrations which may lead to different NI, concentrations.
It is difficult to measure NI, uniformity in small MOS devices because most techniques either do not have sufficient sensitivity and/or simply measure average values. Charge pumping, a sensitive electrical technique for measuring N,, in MOSFET's, has been used with some success by several authors to measure nonuniform N I , distributions in MOSFET's damaged by hot carrier injection [lo]-[ 141. Recently, Plossu and coworkers [131 used charge pumping to measure the spatial distribution of NI, near the source-drain regions of n-channel MOSFET's without purposely introduced damage. They concluded that a significantly higher (more than ten times background) NI, density exists at these edges. If correct, this effect would be expected to strongly impact device performance.
In this work, we have assessed N I , uniformity by measuring the number of traps as a function of the MOSFET area. We use charge pumping in MOSFET's with different lengths and widths rather than, as in [lo]-[14] , a single MOSFET where the effective charge-pumping area was modulated by varying the source/drain reverse bias. In addition, we have performed measurements on devices obtained from several different sources, including commercial vendors, in an attempt to draw some general conclusions regarding "typical" NI, edge distributions.
In summary, we find that interface traps appear uniformly distributed across the center of the MOSFET over both the length and width in all technologies measured. Furthermore, we do not find any observable nonuniformity near the edges of the source/drain regions. This result is in disagreement with results of Plossu et al.
[13] discussed above. However, we do find that a higher N I , density appears to exist along all LOCOS field oxide edges, but not along field oxide edges which are defined by etchback of a thick, uniformly grown oxide. We suggest that either the high stress and strain of the LOCOS structure, or the off-( 100 ) orientation of the edge transition region (often called the "bird's beak"), results in a higher interface trap density in LOCOS transition regions.
SAMPLE PREPARATION AND EXPERIMENTAL
TECHNIQUES The test devices used were fabricated at NRL and two commercial vendors and are summarized in Table I . Two of the technologies are representative of relatively old, large-geometry technologies (NRL PMOS 1 /5 and MOSIS/M64), while the other two are reasonably current 1.2-pm gate length technologies (NRL NMOS214 and CMOS1 from a commercial IC manufacturer). The CMOS1 devices were fabricated with a complete 1.2-pm CMOS process, but only the n-channel devices were tested. CMOS 1 /6 has abrupt arsenic junctions, while CMOS1/2 is identical except for a shallow lightly doped drain ( L D D ) structure to control hot carrier effects. The NRL devices are intended to be test devices and consequently are not representative of a complete process; for example, these devices lack the usual overcoat glass passivation layer. All the devices were fabricated using mask designs from NRL. These designs include blocks of MOSFET's with different lengths and widths suitable for charge pumping and transconductance measurements which are located close together on the die to minimize wafer-scale variations in characteristics. Typically such variations in N,, were less than f 15% in these wafers. In the following experiments, we assume that different size MOSFET's have identical physical structure except for the size of the active regions, which appears consistent with actual results.
The number of interface traps N,, in a given MOSFET was obtained using the constant-amplitude ac signal technique described by Groeseneken et al. [15] . In this technique, an ac signal of constant amplitude (typically 2-3 V ) is applied to the MOSFET gate as shown in Fig. 1 (1) wherefis the frequency of the ac signal, q is the electron charge, and N,, is the number of interface traps. The amplitude of the ac signal must be large enough to swing the surface potential in the MOSFET active region from accumulation to inversion and therefore varies with oxide thickness; a typical value is 3 V for t,,, I 30 nm. In this work we have used an ac signal of 100 kHz with 1-ps rise and fall times. For this ac signal, the N I , values are an average over approximately the central 0.6 eV of the silicon bandgap. N I , distributions as a function of energy have also been measured using a different but related All charge-pumping measurements reported here have been obtained on MOSFET's with gate lengths less than 15 pm. Longer lengths were found to lead to erroneous pumping currents due to geometric effects 1151. All measurements here were made at room temperature ( = 296+3 K ) .
In the experiments below, charge-pumping data will be compared with transconductance measurements obtained on the same MOSFET's. The obvious advantage of using identical devices is that, when different devices are used for the two measurements, it may be questionable whether the devices are really the same. 
where Vg is the gate voltage, V, is the threshold voltage, V,, is the applied drain voltage (50-100 mV), p o is the (low-field) mobility, C,,, is the gate oxide capacitance, 8 is a parameter which accounts for the effects of source/ drain series resistance [17] and also reduced surface mobility due to the gate oxide electric field, and W,,l-/L,R is the ratio of effective width to length. A least squares fit of the Zd-V, data to (2) is performed to obtain the fitting parameters ko, V,, and 0. In most of the data below, each data point represents an average of several devices from nearby chips to reduce the possible effects of chip-to-chip variations (the number of devices tested is listed in Table  11 ). Distributions of experimental transconductance data were reasonably tight (typically k 2 % except in the very small devices), indicating little nonuniformity . Somewhat larger variation was always found in the Ni, values (typically +5% or so, depending on process lot and wafer).
Since the Ni, variation was not due to nonuniformity in the average area (this would have shown up in the transconductance data), the Nil variation is probably due to true chip-to-chip variations in interface trap densities.
EXPERIMENTAL RESULTS AND DISCUSSION

A . NI, versus MOSFET Length
In Fig. 2 , N,, and transconductance l / k o values are plotted against the drawn (i.e., the dimension drawn on the photoresist mask) MOSFET gate length for a series of n-channel MOSFET's from lot CMOS 1 /6 with identical width. The same devices are used for both Z(,, and transconductance measurements. Each data point represents an average of four devices from adjacent chips. As shown in Fig. 2(a) , NI, increases linearly with MOSFET length, which is consistent with a uniform NI, distribution from source to drain. Even the data for the smallest MOSFETs in Fig. 2 fall on the same straight line, indicating that any source/drain edge nonuniformity is confined to distances smaller than half the smallest effective length tested, or about 0.4 pm. Similar results showing I<,, increasing linearly with gate length have recently been reported by Hofmann and Krautschneider [18] . For the transconductance measurements on the same MOSFET's ( Fig. 2(b) ), I l k o is also found to be proportional to the drawn gate length, in agreement with (2) .
An interesting feature of the data in Fig. 2 is that the x axis intercepts for NI, and transconductance are not the same. The x axis intercept ( = A L ) should be the drawn length at which the actual (or effective) active MOSFET length is zero. The effective gate length Le, for any given (2)) versus drawn MOSFET gate length. The x-axis intercept is the difference between the drawn and effective gate lengths for conventional electrical characterization. Each data point for N,, and I / k , is an average from four MOSFET's, and the same devices are used for both measurements.
MOSFET is equal to its drawn gate length minus A L , as depicted in Fig. 2(b) . A L values in Fig. 2 In Fig. 2 , the effective length for charge pumping is smaller than that for transconductance in a given MOS-FET. Indeed, AL,, is smaller than A L , for all technologies measured, as shown in Table 11 . This likely arises because of the different nature of the two measurements. As shown in the MOSFET cross section in Fig. 3, Leff. [d is (very nearly) equal to the distance between the source and drain metallurgical junctions. Letf,cp is somewhat different. In order for a given interface trap to contribute to the charge-pumping signal, the local interface must alternate between strong accumulation and strong inversion. This trap then alternately fills with electrons and holes whose recombination gives rise to the charge pumping signal. In an n-channel MOSFET in accumulation, holes are excluded from the depletion regions associated with the n + source/drain regions, and thus traps in these regions cannot contribute to IC,,. Therefore, Letf.c,, is smaller than Letf,ld by the sum of the widths of the surface depletion regions at the source and drain.
To see if this explanation quantitatively fits our results, similar measurements of N,, and 1 / k o versus drawn gate length are shown for NRL n-channel MOSFET's in Fig.  4 (ignore for the moment the curve labeled V, = 2 V). The NRL devices are used here because the detailed structural information necessary to calculate the lateral depletion region widths was not available for the non-NRL devices. Both N,, and l / k o in Fig. 4 are linearly proportional to gate length, in agreement with previous results on the CMOS116 devices. The x-axis intercepts ( = A L values) are summarized in [20] to calculate the effect of the proximity of the source and drain on the full chargepumping characteristic. Dopant profiles in the n+ (as shown at the bottom of Fig. 5 ) and channel regions which Measurements were obtained with 0-and 2-V reverse bias applied to the source and drain. Application of this reverse bias increases the size of the lateral depletion region which decreases L , n , c p by a small amount (see Table 11 ). are required for these calculations were obtained from a combination of process simulations and SIMS data. These profiles have been used by us extensively in other modeling calculations on similar samples and are believed to be reasonably accurate. As shown in Fig. 5 , the density of holes decreases rapidly close to the n+ diffusion. We define the edge of the depletion region which is effective for charge pumping as the position where the surface density of free holes (in units of holes per square centimeter) is equal to the interface trap density.' The average NI, value for the NMOS2/4A devices is equal to 5.5 X 10'" traps/cm2 over 0.6 eV, or 1.0 x 10" traps/cm2 integrated over the entire 1.1-eV silicon bandgap, assuming that NI, is constant versus energy. The position of the drain edge was determined from 2-D simulations as the position at which the surface electron concentration does not significantly change with gate bias. This position is slightly inside the drain metallurgical junction at NA = No. From these calculations, a surface-depletion region of 0.07 pm is determined for the actual charge-pumping biases used in this experiment, which results in an effective gate length for charge pumping which is 0.14 pm smaller than that for transconductance. This agrees reasonably well with the experimental difference of 0.17 f 0.15 pm, especially considering the relatively large margin of error.
DRAIN JUNCTION PROFILE /-
On the NMOS2/4A wafers, a second set of MOSFET's with smaller gate width (15 compared to 150 pm) were also available. For completeness, measurements were also made on these devices. Results are shown in Table 11 . In this case the A L values are somewhat smaller than the 150-pm width MOSFET's in Fig. 4 , and the difference between LeR.ld and is significantly larger (0.33 f0.15 pm). We believe that the larger difference is caused primarily by comer effects which may be significant in these relatively narrow MOSFET's, especially considering the large bird's beak regions at the field oxide edge (A" is greater than 3 pm in these MOSFET's). Some of the difference may also be caused by variation across the wafer (the 15-and 150-pm devices were from different regions of the wafer) as shown by the large variation in LeR.ld. Experimental charge pumping and transconductance effective length values are summarized in Table I1 for the four different technologies tested in this work. In every case, the shrinkage in LeR is larger for charge pumping than for transconductance, though the difference is relatively small and difficult to measure (0.17-0.57 pm f 0.15 pm). This result supports the concept shown in Fig.  3 that the charge pumping LeR is smaller because NI, pumping does not occur in the depletion regions near the source/drain edges. Further evidence that this explanation is correct is obtained by increasing the widths of the lateral depletion regions by applying a reverse bias V,. to the source and drain diffusions during the charge-pumping measurement. A large reverse bias should increase the width of the depletion region and therefore decrease the effective pumping length. On the other hand, measurement of the transconductance effective length should not be, and experimentally is not, significantly affected by application of a source/drain bias. Computer simulations of surface hole densities for V, = 2 V are shown in Fig. 5 for just the one value of gate bias ( Vq = -1.5 V ) used during the pumping measurement. The simulation shows that the width of one depletion region increases to 0.14 pm. Experimental data in Fig. 4 shows that AL,, with V,. = 2 V increases to 1.48 kO.10 pm from 1.38 kO.10 pm at V,. = 0 V. Thus the experimental difference in effective lengths at V,. = 2 V is 0.27 (1.48 -1.21) k 0.15 pm, in good agreement with the calculated value of 0.28 ( 2 X 0.14) pm. The slope of the N,, data in Fig. 4 also changes with V,. and is smaller at 2 V compared to 0 V. This is not an indication that the interface trap density has changed but rather that the region of the bandgap over which the NI, are integrated is reduced from about 0.6 eV to about 0.52 eV due to the changed biasing conditions [ 151.
As discussed above, Plossu and coworkers [13] recently claimed to observe a large increase in NI, near the source/drain edges. They obtained this NI, spatial distribution by varying the source/drain reverse bias VI during charge-pumping measurements. For a IO-pm gate length MOSFET, they found that D,, has a value larger than 1 X 10" traps/cm2 eV within about 1 pm of the source/ drain edges as compared with less than 1.0 X 10" traps/cm2 eV in the center of the channel. From these values, the total number of edge defects is approximately 2 X 10" traps/cm . eV, which is a factor of two larger than the 1 x 10" traps/cm eV for a uniform distribution over the whole gate length. In contrast, in this work we find that the N,, x-axis intercept (Fig. 4) is within approximately 0.2 pm of the calculated intercept. Thus the maximum number of excess source/drain edge defects in a 10-pm length MOSFET must be less than about 0.2/ 10, or only 2% of the total number of defects. In support of this argument, Ancona et al. [14] performed chargepumping profiling measurements on virgin and stressed MOSFET's similar to those in [13] . Although they also observed a larger variation in Z(, with V,. than would have been obtained for a spatially uniforms NI, in the virgin devices, they concluded that this effect is an artifact which is eliminated when the reverse bias is applied only during inversion (described in [ 141 as the "constant field" charge pumping technique) .'
B. N,, versus MOSFET Width
It is also possible to determine the spatial uniformity of the NI, distribution across the MOSFET width by measuring NI, in an array of MOSFET's with different widths but constant length. Data for this experiment for both ko and NI, are shown in Fig. 6 for FET's from process lot NMOS2/4A. ko rather than 1 / k o (as in Fig. 2 ) is plotted against drawn gate width since Id is proportional to effective width (see (2)). Once again, NI, is linearly propor- 'In [14] , the effect of reverse bias on the filling of the traps during accumulation was ascribed to the effect of the surface electric field on the trap occupancy. We have since realized that the trap filling would also be affected simply by the changing channel potential, and at present we cannot distinguish between the two. In either case, the effect is eliminated by holding the reverse bias constant during accumulation as was demonstrated by the "constant-field charge pumping" results in [ 14) .
'It is possible to make other choices of the charge pumping "edge." For example, in [20, eq. (3) 1, the edge is defined a b the position where trap capture time equals the time allowed during the ac signal. However, because of the very steep slope of the hole density in the edge region (Fig.  5 ) , the calculated width of the edge depletion region will not be a strong function of the hole density chosen to define the edge. tional to MOSFET area, implying that the Nil are uniformly distributed in the MOSFET active region.
An unusual aspect of the data in Fig. 6 is that the N;, intercept is smaller than the ko intercept by a very large amount, about 1.2 pm. How is this to be explained? A cross section through the width of an n-channel MOSFET (along the center of the polysilicon gate) is shown in Fig.  7(a) . Due to the p+ doping under the field oxide (which helps prevent surface inversion in this region), a lateral depletion region exists between the electron inversion layer (when the MOSFET is turned on) and the p+ substrate/field doping. The effective width We, is defined by the size of the electron inversion layer as shown in Fig.  7(a) . The transconductance We, should be nearly identical to the charge pumping We, since both are defined by the extent of this electron inversion layer (we estimate that the effective widths are the same within +O. 1 pm). Thus an explanation similar to that used to explain differences in Le, will not be adequate for We,.
One possible explanation of the large apparent differences in effective widths observed in Fig. 6 is that there is a constant additive contribution to Nil from the edge regions, which would increase every N,, data point in Fig.  6 and result in an apparent decrease in effective width for charge pumping. Assuming this interpretation, 8.6 x lo3 excess edge interface traps (measured by charge pumping) spread over 28 pm ( = 2 * Le,) of LOCOS edge in Fig. 6 , or 310 defects/pm of edge, would be required to explain the discrepancy. It is likely that this significantly understates the actual numbers of interface traps in this region, since most of the surface in the transition region where the oxide is much thicker will not be charge pumped. Unfortunately, we do not know enough about the details of the structure and doping profiles in the LOCOS edge region of these MOSFET's to make a detailed calculation of the carrier densities, and of the area probed by charge pumping, in this region. Fig. 7. (a) Schematic cross section across the width of an n-type MOSFET with conventional LOCOS field isolation. A lateral surface depletion region exists at the LOCOS edge between the p + field doping and the electron inversion layer. The effective MOSFET widths for both transconductance and charge pumping are defined by the lateral extent of the inversion layer; the two effective widths are therefore the same. (b) Cross section of MOSFET with etched field oxide. In this structure, the silicon step height and associated stredstrain are much smaller compared to LOCOS.
P-TYPE Si
There are two possible reasons for an unusually high Nil density in the edge regions. First, it is well known that many bulk defects are created in LOCOS edge regions due to stresses induced by growth of the field oxide during fabrication [4] - [6] . It therefore seems reasonable that increased surface trap density may also exist in these regions as shown in Fig. 7(a) . (The diagrams in Fig. 7 are conceptual, since the details of the structure and N,, distributions are not known.) Secondly, the orientation of the silicon substrate within the transition region from gate to field oxide is off of the ( 100) orientation. Since the Nil density is generally smallest for ( 100 ) orientation [2 I] , the N,, density in the edge region is undoubtedly larger just due to the orientation difference. For a rough idea of the magnitude of this effect, we estimate that the N,, density in this off-orientation edge is five times larger, and that about 0.1 pm (out of an estimated 0.5-pm transition region) of the edge region is charge pumped. For NMOS21 4A, this results in a calculated edge trap density of 250 traps/pm, which is close to the measured value (310 traps /pm ). At present, we cannot distinguish between these two causes, and in fact both may contribute to higher edge N;, in the actual devices.
Similar measurements of We, for all the surveyed technologies are summarized in Table 11 . For devices from the commercial CMOS process, the charge-pumping effective width is much larger than that determined from transconductance, in qualitative agreement with the results on the NRL NMOS samples, again suggesting a high density of LOCOS-related edge defects. The foundry devices (MOSIS/M64), which are believed to employ a LOCOS field, have the same behavior but the difference in We, is much smaller. This experimental result suggests that the edge trap density can be controlled by optimizing the processing. It is also interesting that the number of excess edge interface traps in LOCOS-isolated MOSFET's scales, at least approximately, with the average Nit in the center of the MOSFET gates, for the limited set of process lots tested here (see Table 11 ).
If the existence of edge traps is related to the LOCOS processing as discussed above, then MOSFET's fabricated using a different field oxide process (e.g., without LOCOS) may not have different effective widths for transconductance and N j t . To test this prediction, the field isolation in process lot PMOS 115 was fabricated by uniform growth of a thick field oxide. The thick oxide was then removed from the active device areas by wet chemical etching. A cross section of the structure is shown in Fig.  7(b) . There is still a small off-orientation step in the silicon substrate at the edge due to silicon consumption during growth of theogate oxide, but this step is much smaller (only about 150 A of Si is consumed). This technique for producing the field oxide is essentially without stress and consequently should introduce many fewer defects. As shown in Table 11 , the transconductance and N,, effective widths are the same within experimental error (about k0.2 pm). This result tends to confirm the idea that the smaller A W, obtained for the LOCOS devices as shown in Fig. 6 is indeed due to a higher density of edge interface traps.
IV. SUMMARY
The lateral distribution of interface traps Ni, has been determined using charge pumping on MOSFET's with different lengths and widths. The area of the MOSFET which is effective for charge pumping is found to be slightly smaller than the area found by standard Zd-l/g characterization. This is caused by lateral depletion regions at the source/drain edges during the accumulation cycle of the charge pumping measurement. N,, is found to be distributed uniformly in the central area of the MOSFET between source and drain and between field oxide edges for all technologies surveyed. No significant increase in interface trap density was observed near the source/drain edges, in contrast to a recent report by Plossu et al. [13] . However, a much higher trap density was observed near the field oxide edges in two technologies which use the LOCOS field oxide process. Higher N,, densities in the edge regions could be caused by either stredstrain in the LOCOS structure which results in more bulk and surface defects, or by a higher density of surface traps due to the non-( 100) orientation of the LOCOS transition edge. The observed correlation between excess edge Ni, and LOCOS isolation is supported by experiments on MOSFET's with non-LOCOS (etched oxide) field oxides, where a higher density of Nit at the field oxide edges was not observed.
